Normal view MARC view ISBD view

Verilog digital system design: RT level synthesis, test bench and verification

Navavi, Zainalabedin

Verilog digital system design: RT level synthesis, test bench and verification - 2 - Tata McGraw Hill Publishing Co. Ltd., New Delhi 2008 - 384

ISBN: 3976

Subjects--Topical Terms:
Digital electronics

Dewey Class. No.: 621.381041 NAV-V2

Print
Add to your cart (remove)
Suggest for purchase
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

KMEA Engineering College LibraryOnline Public Library Catalogue

Verilog digital system design: RT level synthesis, test bench and verification

KMEA Engineering College Library

Online Public Library Catalogue